Zum Inhalt springen

Diese Ausschreibung ist auf Englisch.

JobbörseOffen

[MDO] Digital Verification (DV) Engineer – IP & Top-Level - (min 7-8 years) - 2085

Originaltitel: [MDO] Ingénieur Digital Verification (DV) – IP & Top-Level - (min 7-8 ans) - 2085

ISUPPLIER · Caen, Normandie, Frankreich · SENIOR

  • Caen, Normandie, Frankreich
  • 10 mois
  • French · English

Indexiert (heute) · laufend aktualisiert

Start
29/11/2026
Laufzeit
10 mois
Vertrag
Freelance / B2B
Erfahrungslevel
SENIOR

Geforderte Skills

Nice to have:Space Sector ExperienceProprietary Verification EnvironmentsCustom Flows

Sprachen: French · English

Jobbeschreibung

Seeking 10 Digital Verification Engineers (IP & Top-Level) for a space sector project, requiring strong autonomy and expertise in Python, SystemVerilog, and Questa.

Project overview

Context: As part of a project in the space sector, the client is looking for 10 specialized engineers in digital verification (Digital Verification), working at the IP and Top-Level. The work will be carried out based on client specifications, within a custom verification environment, based on Python and executed directly on the client's servers.

The consultants will need to demonstrate great autonomy, as the client cannot provide daily supervision.

Responsibilities

Perform digital verification activities at the IP and Top-Level.

Analyze the client's technical specifications to define appropriate verification strategies.

Develop test plans or complete existing plans.

Design, develop, and execute verification tests using the verification flow imposed by the client.

Use Python in the client's specific verification environment.

Utilize SystemVerilog and the Questa tool to carry out verification activities.

Verify the behavior of interfaces using the AMBA AXI protocol.

Monitor tests, analyze results, and identify any anomalies.

Work autonomously in the client's technical environment

Profile sought

Required skills

Proven experience in Digital Verification (DV).

Proficiency in Python applied to verification activities.

Good command of SystemVerilog.

Knowledge of the AMBA AXI protocol.

Experience with the Questa simulation and verification tool.

Ability to analyze technical specifications and develop test plans.

High autonomy and ability to work with limited supervision.

Proficiency in French and English.

Appreciated skills

Experience in the space sector.

Experience in IP and Top-Level verification.

Experience working with proprietary verification environments and custom flows.

Profile in Caen or Toulouse

Project details

  • Start: 29/11/2026
  • Duration: 10 mois
  • Location: Caen, Normandie, FR
  • Languages: French, English

Indexiert von der 9am-Meta-Suche. Du bist Job-Anbieter? Listing beanspruchen oder verwalten

Gefunden auf free-work.com

  1. Jobbörse

    ASIC Logic Design Engineer

    WorldWide People· Les Clayes-sous-Bois, Île-de-France· Hybrid· Senior· 64–81 € / h

    • RTL coding
    • SystemVerilog
    • VHDL
    • +3

  2. Jobbörse

    Firmware Engineer

    TEKsystems· Huntsville, Alabama, USA· Hybrid· MID_LEVEL· 60–80 $ / h

    • Xilinx Vivado
    • Linux
    • SystemVerilog
    • +5

Alle Jobs durchsuchen
Kostenlos anmelden und bewerben